SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION

Jorma Salmi and Jaakko Salonen

VTT Information Technology Microelectronics P.O. Box 1208 FIN-02044 VTT, Finland (visiting: Micronova, Tietotie 3, Espoo)

Wednesday, June 11th, 2003



Outline

- Logistics
- Bumping Process
- Facilities/Equipment
- Thinning of Wafers
- Flip Chip Assembly
- Application Example: CERN ALICE Assembly
- Yield Factors
- Shortlist of Things
- Future Trends
- Summary



Logistics





Process Steps for Hybridization at VTT





Flip Chip Process: Key Features

- 200-mm (8") wafer capability.
- <u>Tin-lead</u> solder alloy bumps are used for mechanical strength of bonded assemblies.
- Bump deposition by <u>electroplating</u>.
- Process is <u>compatible with wire bonding pads</u> and unpassivated backside metallization.
- Thinning (back grinding) of <u>bumped</u> readout wafers.
- <u>'Clean' dicing</u> with front side protection using either photoresist or tape.
- Fluxless flip chip bonding.



Bumping Process





Bumping Process [cont'd]





Processes/Equipment at VTT

PROCESS	EQUIPMENT
Photoresist coating	Suss MicroTec ACS200
Mask Aligners	Suss MicroTec MA6 & MA200CC
Thin film sputtering	Von Ardenne CS730S, MRC 903
Electroplating (Ni, Sn-Pb)	Proprietary System
Bump Reflow	ATV SRO-704-R formic acid oven
Wafer Thinning	Strasbaugh 7AF Intelligent Grinder
Dicing Saw	Disco DFD651
Flip Chip Bonder	Suss MicroTec FC150



Photolithography Step for Bumping





Wafer Thinning

Thinning is preferably done <u>after</u> bumping!



Strasbaugh 7AF Intelligent Grinder

PROCESS STEPS

- ① Front side protection/planarization: UV-curable back grinding tape laminated on bumped wafer.
- ② Back grinding using diamond wheels with two different grit sizes (coarse + fine).
- ③ Defect layer left by mechanical grinding is removed by wet chemical etching or CMP (Chemical Mechanical Polishing).
- **④** Protective tape is UV-exposed and delaminated.





Wafer Thinning [cont'd]





NOTES

- Thickness down to 150 mm (200-mm/8" wafers).
- Total thickness variation (TTV) with protective tape < 5 mm over wafer.
- Post-grinding defect layer etching improves mechanical strength of die.

Strasbaugh 6DS-SP CMP System



Flip Chip Bonding

Flip chip assembly is done in a Class-10 clean room.



Suss MicroTec FC150 Flip Chip Bonder with both Universal and Solder Reflow Bonding Arms.

PROCESS STEPS

- ① Preliminary alignment.
- ② Detector and readout chips are adjusted exactly parallel using a laser autocollimator.
- **③** Lateral alignment (x,y, q).
- **④ Pre-bonding compression of softened bumps.**
- **5** Reflow bonding.
- 6 Cooling.

NOTES

- Chips are heated through custom SiC vacuum tools using infrared halogen lamps.
- Alignment accuracy: < 3 **m**.
- Throughput: 3-4 bondings/hour.



Example: ALICE 'Ladder' Assembly





Solder Bump on ALICE1/LHCb Readout Chip After Reflow





ALICE 'Ladder' Assembly [cont'd]



2. Detector

ALICE detector chip process

- Detector wafer size 125 mm x 200 mm
- Bump pad metallization:
 TiW/Cu/Ni(3 mm)/eut. Sn-Pb(3 mm)
- Dicing to chip size of 70.7 mm x 13.9 mm





ALICE 'Ladder' Assembly [cont'd] 3. Flip chip bonding

Hybridized ALICE assembly

- Five ALICE1/LHCb readout chips flip chip bonded on ALICE1 detector ladder chip
- Assembly reflow using formic acid oven
- Chip-to-substrate distance: 20 mm
- Total number of bumps/assembly: 40,960





Process Customization

- VTT's 'generic' flip chip process has been customized to the wafers used by CERN, with consequent improvements in yield.
 - Field metal deposition on detector side: compatibility with polyimide passivation used.
 - Protection of detector wafer backside for bumping process.
 - Field metal etching: both sides.
 - Reflow on readout side.
 - Detector dicing process.
 - Flip chip bonding parameters.
 - 10-90 Sn-Pb solder process for LHCb assembly.



ALICE1 Single: "VTT12"

"VTT12" assembly (an early one, made in 2001) irradiated with a strontium source. Output scaled to "1" to show dead pixels. The number of dead pixels is 14 out of a total of 8,192.





ALICE1 Single: "VTT12"

"VTT12" assembly irradiated with a strontium source. Output scaled to max. "50" to show intensity of beam. The columnar imperfections are due to artefacts of the readout chip.





Yield Factors

- <u>Pre-bumping/assembly.</u> Foundry yield, particles generated in probing and handling (and history of wafers in general). Detector side: Defects in polyimide passivation.
- <u>Bumping/assembly.</u> Missing bumps, shorted bumps, high contact resistance (influenced by history of wafers), detector dicing, bonding yield.
- <u>Post-bumping/assembly.</u> Handling, correct test procedure, interpretation of test results.



Shortlist of Things...

Bumping layout design

- <u>Alignment targets</u> with known locations are required on wafers (and matching targets on masks).
- <u>Three smooth areas of at least 50 mm in diameter</u> are needed on both detector and readout chips at the same mutually aligned locations near chip periphery for laser leveling in flip chip bonder.
- Preferably single <u>dicing lane</u> in between chips, and no metal on dicing lanes (on either side of wafer). Avoid layouts which cannot be diced in a single run. <u>Kerf width</u> in dicing is non-zero!
- Potential <u>stitching problem</u> with stepper-processed wafers (1:1 contact aligners used at VTT).



Shortlist of Things... [cont'd]

Readout & detector wafers

- Minimize <u>handling</u> of wafers outside clean room environment.
- <u>Probing marks</u> may have an effect on bumping process.
- <u>Whole wafers</u> preferred for bumping!



Future Trends

- Reliable flip chip bonding process with bump size of around 10 mm in diameter will be needed in near future.
- Use of non-Si detector materials gives rise to thermal mismatch in contrast to readout asic made of Si. Low melting point solder alloys needed to minimize thermal stress.
- Lead free solder bumps?
- For large area pixel detectors, bump bonding alignment and autocollimation accuracy needed is at the limit of existing tools.



Summary

- A brief overview of VTT's bumping and flip chip assembly capabilities was presented.
- The hybridization of CERN's ALICE detector was shown as an example.

