

# Future trends in radiation hard electronics


F. Faccio  
CERN, Geneva, Switzerland

Federico Faccio/CERN

# Outline

- **Radiation effects in CMOS technologies**
- **Deep submicron CMOS for radiation environments**
- **What is the future going to look like?**

# Summary of radiation effects



# Total Ionizing Dose (TID)

Ionization in  $\text{SiO}_2$   
(charged hadrons, electrons,  
gammas, ...)



Creation of electron-hole pairs




Buildup of charge/defects



**Device degradation**

# TID in CMOS devices




F.B.McLean et al.,  
HDL-TR-2129  
internal report, 1987

**Trapped holes**  $\Rightarrow$  **V<sub>t</sub> shift, noise, leakage**


**Interface states**  $\Rightarrow$  **V<sub>t</sub> shift, mobility, transcond.**

# Transistor level leakage



**Source**  
**Drain**

# IC level leakage



**SOLUTION: GUARD RINGS**

# Single Event Effects (SEE)

**Very localized events (in time and space) induced by a single particle (whilst TID and displacement are gradual cumulative effects).**

**They can be:**


**Transient           => spurious signals propagating in the circuit**

**Static               => errors overwriting information stored by the circuit**


**Permanent       => or “Hard Errors”, they are destructive events**

# Single Event Upset (SEU)

Along the ion track, e-h pairs are created. In presence of an electric field (depleted junction), the charge will flow and a current spike might be observed.



L.Massengill,  
IEEE NSREC  
short course,  
1993




**Example: SEU in a  
static RAM**

# SEU: which particles?

Heavy ions (space) => high  $dE/dx$  (LET, in  $\text{MeV}\cdot\text{cm}^2/\text{mg}$ )


Hadrons (LHC) => low  $dE/dx$ , but nuclear interactions



# Single Event Latchup (SEL)

Electrical latchup might be initiated by electrical transients on input/output lines, elevated T or improper sequencing of power supply biases. These modes are normally addressed by the manufacturer.


Latchup can be initiated by ionizing particles (SEL)



A.H. Johnston et al.,  
IEEE TNS, Dec.  
1996

# SEGR in power MOSFETs

SEGR is caused by heavy-ion-induced localized dielectric breakdown of the gate oxide



J.H.Johnson & K.F.Galloway,  
IEEE NSREC short course, 1996



# **‘Classical’ solution**

**Use a dedicated radiation-hard  
technology (TID, SEL)**

**Use dedicated libraries for SEU, and/or  
TMR, duplication, EDAC, ...**

# Radiation effects and $t_{ox}$ scaling



Measured on VLSI tech.



N.S. Saks et al., IEEE TNS, Dec. 1984 and Dec. 1986

Federico Faccio/CERN

# Standard and enclosed geometries (ELT)




# Radiation tolerant approach: motivation

$$DV_{th} \mu t_{ox}^n + \text{ELT's and guard rings} = \text{TID Radiation Tolerance}$$

Deep sub-mm means also:

- speed
- low power
- VLSI
- low cost
- high yield

# Density and speed



A & B : 0.6 mm standard


C & D : 0.25 mm rad-tol

Inverter with F.O. = 1


	0.6 mm	0.25 mm
$V_{DD}$ [V]	3.3	2
Delay [ps]	114	48
Pwr [mW/MHz]	1.34	0.14
Area [mm <sup>2</sup> ]	162	50

# Total dose results up to 30 Mrad


## Threshold voltage



## Leakage current



## Output conductance




**Mobility degradation:**

**< 6% NMOS**

**< 2% PMOS**

**0.25  $\mu\text{m}$  technology**



# N-channel noise spectrum




# Single Event Latchup (SEL)

**NO latch-up observed up to  $100 \text{ MeVcm}^2\text{mg}^{-1}$**

- SEL is also design-dependent
- The systematic use of guardrings is an effective tool against SEL
- In LHC, the maximum LET is lower than  $50 \text{ MeVcm}^2\text{mg}^{-1}$




$$\left(\frac{W}{L}\right)_{\text{eff}} = 4 \frac{2a}{\ln \frac{d'}{d' - 2aL_{\text{eff}}}} + 2K \frac{1-a}{1.13 \cdot \ln \frac{1}{a}} + 3 \frac{d-d'}{L_{\text{eff}}}$$



# Technology scaling

Min. Gate Length / 100 [nm]  
Min. Logic Supply Voltage [V]

On Chip Speed [GHz]




Semiconductor Industry Association  
The International Technology Roadmap for Semiconductors (1999 Edition)

Federico Faccio/CERN


# Radiation effects and $t_{ox}$ scaling

Measured on VLSI tech.



# SEU and scaling

- $V_{DD}$  reduced
- Node C reduced
- New mechanisms for SEU



P.E. Dodd et al., IEEE TNS, Dec. 1996

**With the scaling the SEU problem worsens!**

Federico Faccio/CERN

# SEU and scaling

- All sources agree: DRAM sensitivity has been scaling down (cell area scaling has outpaced the decrease in stored charge).
- Picture somewhat less clear for SRAMs
- P.Hazuka et al (work funded by Intel) developed a model to predict SER scaling with Lg. The results suggest that the per-bit sensitivity decreases –at least- linearly with Lg
- Overall: FIT/MB decreases, but FIT/chip increases
- Not only Vdd and node capacitance have to be taken into account: sensitive area and charge collection efficiency are also important and change with technology generation!
- **SEU has to be tackled at system level!**

# SEL and scaling


- Retrograde wells
- Thinner epitaxial layers (?)
- Trench isolation
- $V_{DD}$  reduced

**All these issues help in preventing SEL, but they might not be always effective**

# SEGR and scaling

- **Two research works presented at NSREC01**
- **They studied SEGR and RSB of thin oxides (down to 2nm) with Heavy Ions:**
- **J. Conley et al. found RSB at  $LET=60\text{MeVcm}^2\text{mg}^{-1}$ , and this might influence the lifetime of the devices.**
- **L. Massengill et al.: “All of the samples reached ion-induced hard breakdown at applied voltages well above typical operating power supply voltages”**

# What about SOI?



- **SEL: better than bulk**
- **SEU: better than bulk**
- **SEGR: same as bulk**
- **TID: due to the thick buried oxide, and to the technological solutions chosen for commercial-grade SOI, this will be the dominant radiation problem in a multi-Mrad environment!**

# Conclusion

- **The market for dedicated radiation-hard processes has been constantly shrinking in the last decade, whilst the scaling down of VLSI technologies is proceeding at high pace**
- **Commercial-grade technologies do not show any stopper to their use in a multi-Mrad environment, but require:**
  - **Radiation-tolerant layout practices (ELTs, guardrings)**
  - **SEU to be addressed at global level**